A Monolithic 0.18μm 4GHz CMOS Frequency Synthesizer

نویسنده

  • Li Qing
چکیده

A 4 GHz PLL (phase-locked loop)-type frequency synthesizer has been implemented in the standard 0.18μm mixed-signal and RF 1P6M CMOS technology. It integrates a VCO, a dual-modulus prescaler, PFD, a charge pump, a control logic, various digital counters and digital registers onto a single chip. With the help of the linear model of the loop, the design and optimization of the loop parameters are discussed in detailed. The measured results show that the locked range was 4096-4288 MHz and the phase noise could reach -117 dBc/Hz at 1MHz offset from the carrier 4.154 GHz, the output power is about -3 dBm. The chip area is 0.675 mm×0.700 mm. The DC power consumption of the core part is about 24 mW under 1.8 V supply.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 0.18μm CMOS Based Programmable Integer-Fractional Combined Frequency Divider for Frequency Synthesizer of Multi-Standard Wireless Systems

This paper first presents the architecture of a frequency synthesizer which can support multistandard wireless systems of GPS, Galileo, and WCDMA standards. Then, a programmable integer/fractional combined frequency divider (CFD), which is the key building block of the proposed frequency synthesizer, is designed and implemented by using 0.18μm RF CMOS process. The CFD mainly consists of an inte...

متن کامل

Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC Design

The paper reports the implementation of a frequency synthesizer for system-on-chip (SOC) design. The epi-digital CMOS process is used to provide SOC solution. This work focuses on low-power consumption to achieve longer life-time of batteries. A 2.4GHz frequency synthesizer has been fabricated in 0.18μm epi-digital CMOS technology for ZigBee applications, which consumed 7.95mW from 1.8V supply....

متن کامل

A 9.2mW 528/66/50MHz monolithic clock synthesizer for mobile μP platforms

A low-power monolithic clock synthesizer suitable for use in mobile P platforms is presented. Clock synthesis is accomplished using an all-Si RF LC reference oscillator that does not require an external frequency reference. Fabricated in 0.18 m CMOS, the developed clock synthesizer demonstrates 1% frequency accuracy over process, voltage, and 0-70 C, exhibits 7.4/21/33psrms period jitter on 528...

متن کامل

A Single-Chip, 5.15GHz-5.35GHz, 2.4GHz- 2.5GHz, 0.18μm CMOS RF Transceiver for 802.11a/b/g Wireless LAN

A dual band, 5.15GHz-5.35GHz, 2.4GHz-2.5GHz, zeroIF transceiver is fabricated on a 0.18μm CMOS process. The fully integrated synthesizer and VCO achieve an integrated phase error of 0.8 at 5GHz. The transmitter achieves –33dB EVM, while the receiver features a 5.2dB noise figure (NF) at 5.25GHz and 3.5dB NF at 2.45GHz. An architecture including feedback paths enables digital calibration, which ...

متن کامل

Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis

This paper presents the design consideration of high order digital AZ modulators used as modulus controller for fractional-N frequency synthesizer. A third-order MASH structure (MASH 1-2) is designed and implemented which allows for the input to operate over 75% of the input adder capacity. The number of the output levels is reduced to two bits. The circuit was verified through simulation, ASIC...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013